

February 1998

Contents By Topic

FLEX 10K Devices

- FLEX 10K Embedded Programmable Logic Family Data Sheet
- Altera Device Package Information Data Sheet
- Altera Programming Hardware Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Advance Information Brief
- Configuration EPROMs for FLEX Devices Data Sheet
- Configuration Elements Data Sheet
- FLEX 10K PCI Prototype Board Data Sheet
- Operating Requirements for Altera Devices Data Sheet
- Ordering Information
- AMPP Catalog
- LPM Quick Reference Guide
- AB 124 Prescaled Counters in FLEX 8000 Devices *Note (1)*
- AB 130 Parity Generators in FLEX 8000 Devices *Note (1)*
- AB 131 State Machine Encoding *Note (1)*
- AB 135 Ripple-Carry Gray Code Counters in FLEX 8000 Devices *Note (1)*
- AB 140 PCI Compliance of Altera Devices
- AN 33 Configuring FLEX 8000 Devices *Note (1)*
- AN 36 Designing with FLEX 8000 Devices *Note (1)*
- AN 38 Configuring Multiple FLEX 8000 Devices *Note (1)*
- AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
- AN 41 PCI Bus Applications in Altera Devices
- AN 42 Metastability in Altera Devices
- AN 49 Implementing CRCCs in Altera Devices
- AN 51 Using Programmable Logic for Gate Array Designs

AN 52	Implementing RAM Functions in FLEX 10K Devices
AN 59	Configuring FLEX 10K Devices
AN 65	Implementing Dual-Port RAM in FLEX 10K Devices
AN 66	Implementing FIFO Buffers in FLEX 10K Devices
AN 73	Implementing FIR Filters in FLEX Devices
AN 74	Evaluating Power for Altera Devices
AN 80	Selecting Sockets for Altera Devices
AN 81	Reflow Soldering Guidelines for Surface-Mount Devices
AN 82	Highly Optimized 2-D Convolvers in FLEX Devices
AN 84	Implementing fft With On-Chip RAM in FLEX 10K Devices
AN 86	Implementing the pci_a Master/Target in FLEX 10K Devices
AN 91	Understanding FLEX 10K Timing
PIB 20	Benefits of Embedded RAM in FLEX 10K Devices
PIB 21	Implementing Logic with the Embedded Array in FLEX 10K Devices
PIB 23	Digital Signal Processing in FLEX Devices
SB 1	Reed-Solomon CODEC Megafunction
SB 2	High-Speed Adaptive FIR Filter Megafunction
SB 3	Biquad IIR Filter Megafunction
SB 4	Complex Multiplier/Mixer Megafunction
SB 5	Numerically Controlled Oscillator Megafunction
SB 8	ADPCM Megafunction
SB 9	Discrete Cosine Transform Megafunctions
SB 10	Digital Modulator Megafunction
SB 11	Linear Feedback Shift Register Megafunction
SB 12	Fast Fourier Transform MegaCore Function
SB 13	Speedbridge Megafunction
SB 14	Decimating Filter Megafunctions
SB 15	Biorthogonal Wavelet Filter Megafunction
SB 16	Convolutional Interleaver Megafunction
SB 17	Early/Late Gate Synchronizer Megafunction
SB 18	Binary Pattern Correlator Megafunction
SB 19	EC210 PCI Bus Master/Target Megafunction
SB 20	PCI Bus Master/Target MegaCore Function
SB 21	a8259 Programmable Interrupt Controller MegaCore Function
SB 22	CAN Bus Megafunction

SB 23	Microperipheral MegaCore Library
SB 25	PCI Bus Target Interface Megafunction
SB 26	PCI Bus Master/Target Interface Megafunction
SB 27	RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Function
SB 28	USB Host Controller Megafunction
SB 30	crc MegaCore Function Parameterized CRC Generator/Checker
SB 31	I ² C Interface Megafunctions
TB 1	FLEX 10K On-Chip RAM Performance
TB 2	FLEX 10K On-Chip RAM Efficiency
TB 3	FLEX Devices as Alternatives to ASSPs & ASICs
TB 4	Using FLEX Devices as DSP Coprocessors
TB 5	Implementing Multipliers in FLEX 10K EABs
TB 6	Advantages of EABs in FLEX 10K Devices
TB 8	Implementing Multirate Filters in FLEX Devices
TB 10	Advantages of PLL Circuitry in Altera Devices
TB 12	FLEX 10K vs. FPGA Performance
TB 15	Implementing a 100,000-Gate Gate Array Design in an EPF10K100 Device
TB 22	FLEX 10K Devices: The Density Leader
TB 23	FLEX 10K Power Consumption
TB 24	The Advantages of LPM
TB 26	FLEX 10K & pci_a: The Complete PCI Solution
TB 29	Internal Tri-State Emulation
TB 38	FLEX 10KA-1 Devices: The Fastest High-Density Devices Available

Note:
(1) Although this document was originally written for FLEX 8000 Devices, it can also be used in FLEX 10K designs.

FLEX 8000 Devices

FLEX 8000 Programmable Logic Device Family Data Sheet
Altera Device Package Information Data Sheet
Altera Programming Hardware Data Sheet
BitBlaster Serial Download Cable Data Sheet
ByteBlaster Parallel Port Download Cable Data Sheet
ByteBlasterMV Parallel Port Download Cable Advance Information Brief
Configuration EPROMs for FLEX Devices Data Sheet

Configuration Elements Data Sheet
Operating Requirements for Altera Devices Data Sheet
FLEX 8000 Devices “Grab” Vitana’s Fancy Customer Application
Ordering Information
AMPP Catalog
LPM Quick Reference Guide
AB 124 Prescaled Counters in FLEX 8000 Devices
AB 130 Parity Generators in FLEX 8000 Devices
AB 131 State Machine Encoding
AB 135 Ripple-Carry Gray Code Counters in FLEX 8000 Devices
AB 140 PCI Compliance of Altera Devices
AN 33 Configuring FLEX 8000 Devices
AN 36 Designing with FLEX 8000 Devices
AN 38 Configuring Multiple FLEX 8000 Devices
AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
AN 41 PCI Bus Applications in Altera Devices
AN 42 Metastability in Altera Devices
AN 46 ATM Packet Scheduler in FLEX 8000 Devices
AN 49 Implementing CRCCs in Altera Devices
AN 51 Using Programmable Logic for Gate Array Designs
AN 71 Guidelines for Handling J-Lead & QFP Devices
AN 73 Implementing FIR Filters in FLEX Devices
AN 74 Evaluating Power for Altera Devices
AN 75 High-Speed Board Designs
AN 76 Understanding FLEX 8000 Timing
AN 80 Selecting Sockets for Altera Devices
AN 81 Reflow Soldering Guidelines for Surface-Mount Devices
AN 82 Highly Optimized 2-D Convolvers in FLEX Devices
PIB 23 Digital Signal Processing in FLEX Devices
SB 4 Complex Multiplier/Mixer Megafunction
SB 6 PCI Bus Target Megafunction
SB 11 Linear Feedback Shift Register Megafunction
SB 13 Speedbridge Megafunction
SB 14 Decimating Filter Megafunctions
SB 16 Convolutional Interleaver Megafunction

SB 17	Early/Late Gate Synchronizer Megafunction
SB 18	Binary Pattern Correlator Megafunction
SB 21	a8259 Programmable Interrupt Controller MegaCore Function
SB 22	CAN Bus Megafunction
SB 23	Microperipheral MegaCore Library
SB 25	PCI Bus Target Interface Megafunction
SB 27	RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Functions
SB 28	USB Host Controller Megafunction
SB 30	crc MegaCore Function Parameterized CRC Generator/Checker
TB 3	FLEX Devices as Alternatives to ASSPs & ASICs
TB 4	Using FLEX Devices as DSP Coprocessors
TB 8	Implementing Multirate Filters in FLEX Devices
TB 9	Advantages of Hybrid I/O for Mixed-Voltage Systems
TB 11	Advantages of FLEX 8000 I/O Timing
TB 13	Advantages of FLEX 8000 Fitting
TB 24	The Advantages of LPM

FLEX 6000 Devices

	FLEX 6000 Programmable Logic Device Family Data Sheet
	Altera Device Package Information Data Sheet
	Altera Programming Hardware Data Sheet
	BitBlaster Serial Download Cable Data Sheet
	ByteBlaster Parallel Port Download Cable Data Sheet
	ByteBlasterMV Parallel Port Download Cable Advance Information Brief
	Configuration EPROMs for FLEX Devices Data Sheet
	Configuration Elements Data Sheet
	Operating Requirements for Altera Devices Data Sheet
	Ordering Information
	AMPP Catalog
	LPM Quick Reference Guide
AN 41	PCI Bus Applications in Altera Devices
AN 42	Metastability in Altera Devices
AN 51	Using Programmable Logic for Gate Array Designs
AN 71	Guidelines for Handling J-Lead & QFP Devices

AN 73	Implementing FIR Filters in FLEX Devices
AN 74	Evaluating Power for Altera Devices
AN 81	Reflow Soldering Guidelines for Surface-Mount Devices
AN 87	Configuring FLEX 6000 Devices
AN 92	Understanding FLEX 6000 Timing
PIB 23	Digital Signal Processing in FLEX Devices
SB 21	a8259 Programmable Interrupt Controller MegaCore Function
SB 23	Microperipheral MegaCore Library
SB 30	crc MegaCore Function Parameterized CRC Generator/Checker
SB 31	I ² C Interface Megafunctions
TB 3	FLEX Devices as Alternatives to ASSPs & ASICs
TB 4	Using FLEX Devices as DSP Coprocessors
TB 8	Implementing Multirate Filters in FLEX Devices
TB 9	Advantages of Hybrid I/O for Mixed-Voltage Systems
TB 24	The Advantages of LPM
TB 27	Evaluating FLEX 6000 Performance

MAX 9000 Devices

MAX 9000 Programmable Logic Device Family Data Sheet
Altera Device Package Information Data Sheet
Altera Programming Hardware Data Sheet
BitBlaster Serial Download Cable Data Sheet
ByteBlaster Parallel Port Download Cable Data Sheet
ByteBlasterMV Parallel Port Download Cable Advance Information Brief
Configuration Elements Data Sheet
Operating Requirements for Altera Devices Data Sheet
QFP Carrier & Development Socket Data Sheet
Ordering Information
AMPP Catalog
LPM Quick Reference Guide
AB 140 PCI Compliance of Altera Devices
AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
AN 41 PCI Bus Applications in Altera Devices
AN 42 Metastability in Altera Devices

AN 43	Designing with MAX 9000 Devices
AN 74	Evaluating Power for Altera Devices
AN 77	Understanding MAX 9000 Timing
AN 80	Selecting Sockets for Altera Devices
AN 81	Reflow Soldering Guidelines for Surface-Mount Devices
AN 85	In-System Programming Times for MAX Devices
AN 95	In-System Programmability in MAX Devices
PIB 24	Advantages of ISP-Based PLDs over Traditional PLDs
PIB 26	Concurrent Programming through the JTAG Interface for MAX Devices
SB 16	Convolutional Interleaver Megafunction
SB 21	a8259 Programmable Interrupt Controller MegaCore Function
SB 23	Microperipheral MegaCore Library
TB 14	Altera ISP-Based CPLDs & Concurrent Programming
TB 19	Advantages of MAX 9000 & MAX 7000S Architectures
TB 21	Benefits of Using MAX 9000 & MAX 7000S Devices
TB 28	Advantages of ISP-Based CPLDs
TB 32	ISP Programming Methods & Ordering Codes

MAX 7000 Devices

	MAX 7000 Programmable Logic Device Family Data Sheet
	MAX 7000A Programmable Logic Device Family Data Sheet
	Altera Device Package Information Data Sheet
	Altera Programming Hardware Data Sheet
	BitBlaster Serial Download Cable Data Sheet
	ByteBlaster Parallel Port Download Cable Data Sheet
	ByteBlasterMV Parallel Port Download Cable Advance Information Brief
	Configuration Elements Data Sheet
	Operating Requirements for Altera Devices Data Sheet
	QFP Carrier & Development Socket Data Sheet
	Saving Board Space with MAX 7000S & MAX 7000A TQFP Packages
	Ordering Information
	LPM Quick Reference Guide
AB 140	PCI Compliance of Altera Devices

AN 39	IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
AN 41	PCI Bus Applications in Altera Devices
AN 42	Metastability in Altera Devices
AN 74	Evaluating Power for Altera Devices
AN 80	Selecting Sockets for Surface-Mount Devices
AN 81	Reflow Soldering Guidelines for Surface-Mount Devices
AN 85	In-System Programming Times for MAX Devices
AN 94	Understanding MAX 7000 Timing
AN 95	In-System Programmability in MAX Devices
PIB 24	Advantages of ISP-Based PLDs over Traditional PLDs
PIB 26	Concurrent Programming through the JTAG Interface for MAX Devices
TB 14	Altera ISP-Based CPLDs & Concurrent Programming
TB 19	Advantages of MAX 9000 & MAX 7000S Architectures
TB 20	Advantages of MAX 7000S Devices
TB 21	Benefits of Using MAX 9000 & MAX 7000S Devices
TB 28	Advantages of ISP-Based CPLDs
TB 32	ISP Programming Methods & Ordering Codes
TB 33	Evaluating MAX 7000S Device Utilization & Fitting
TB 34	MAX 7000S Power Consumption

MAX 5000 Devices

MAX 5000 Programmable Logic Device Family Data Sheet
Altera Device Package Information Data Sheet
Altera Programming Hardware Data Sheet
BitBlaster Serial Download Cable Data Sheet
ByteBlaster Parallel Port Download Cable Data Sheet
ByteBlasterMV Parallel Port Download Cable Advance Information Brief
Configuration Elements Data Sheet
Operating Requirements for Altera Devices Data Sheet
QFP Carrier & Development Socket Data Sheet
Ordering Information
LPM Quick Reference Guide
AB 140 PCI Compliance of Altera Devices
AN 41 PCI Bus Applications in Altera Devices

- AN 42 Metastability in Altera Devices
- AN 74 Evaluating Power for Altera Devices
- AN 78 Understanding MAX 5000 & Classic Timing
- AN 80 Selecting Sockets for Altera Devices
- AN 81 Reflow Soldering Guidelines for Surface-Mount Devices

Classic Devices

- Classic EPLD Family Data Sheet
- Altera Device Package Information Data Sheet
- Altera Programming Hardware Data Sheet
- Configuration Elements Data Sheet
- Operating Requirements for Altera Devices Data Sheet
- Ordering Information
- AN 42 Metastability in Altera Devices
- AN 74 Evaluating Power for Altera Devices
- AN 78 Understanding MAX 5000 & Classic Timing
- AN 80 Selecting Sockets for Altera Devices
- AN 81 Reflow Soldering Guidelines for Surface-Mount Devices

Megafunctions & Reference Designs

- Introduction to Megafunctions
- AMPP Catalog
- LPM Quick Reference Guide
- Ordering Information
- Bailey Controls Uses Megafunctions to Solve the PCI Challenge Customer Application
- a16450 Universal Asynchronous Receiver/Transmitter Data Sheet
- a6402 Universal Asynchronous Receiver/Transmitter Data Sheet
- a6850 Asynchronous Communications Interface Adapter Data Sheet
- a8237 Programmable DMA Controller Data Sheet
- a8251 Programmable Communications Interface Data Sheet
- a8255 Programmable Peripheral Interface Adapter Data Sheet
- a8259 Programmable Interrupt Controller Data Sheet
- fft Fast Fourier Transform Data Sheet
- FLEX 10K PCI Prototype Board Data Sheet

PCI Master/Target MegaCore Function with DMA Data Sheet	
RGB2YCrCb & YCrCb2RGB Color Space Converters Data Sheet	
AN 73	Implementing FIR Filters in FLEX Devices
AN 84	Implementing fft with On-Chip RAM in FLEX 10K Devices
AN 86	Implementing the pci_a Master/Target in FLEX 10K Devices
FS 1	FIR Filters
FS 2	fp_add_sub Floating-Point Adder/Subtractor
FS 3	Integer Dividers
FS 4	fp_mult Floating-Point Multiplier
FS 5	round Data Word Rounder
FS 6	saturate Data Word Saturator
FS 7	fft_on_chip Fast Fourier Transform
SB 1	Reed-Solomon CODEC Megafunction
SB 2	High-Speed Adaptive FIR Filter Megafunction
SB 3	Biquad IIR Filter Megafunction
SB 4	Complex Multiplier/Mixer Megafunction
SB 5	Numerically Controlled Oscillator Megafunction
SB 6	PCI Bus Target Megafunction
SB 8	ADPCM Megafunction
SB 9	Discrete Cosine Transform Megafunctions
SB 10	Digital Modulator Megafunction
SB 11	Linear Feedback Shift Register Megafunction
SB 12	Fast Fourier Transform MegaCore Function
SB 13	Speedbridge Megafunction
SB 14	Decimating Filter Megafunctions
SB 15	Biorthogonal Wavelet Filter Megafunction
SB 16	Convolutional Interleaver Megafunction
SB 17	Early/Late Gate Synchronizer Megafunction
SB 18	Binary Pattern Correlator Megafunction
SB 19	EC210 PCI Bus Master/Target Megafunction
SB 20	PCI Bus Master/Target MegaCore Function
SB 21	a8259 Programmable Interrupt Controller MegaCore Function
SB 22	CAN Bus Megafunction
SB 23	Microperipheral MegaCore Library
SB 25	PCI Bus Target Interface Megafunction

SB 26	PCI Bus Master/Target Interface Megafunction
SB 27	RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Functions
SB 28	USB Host Controller Megafunction
SB 30	crc MegaCore Function Parameterized CRC Generator/Checker
SB 31	I ² C Interface Megafunctions
TB 24	The Advantages of LPM

Tools

	MAX+PLUS II Programmable Logic Development System & Software Data Sheet
	a16450 Universal Asynchronous Receiver/Transmitter Data Sheet
	a6402 Universal Asynchronous Receiver/Transmitter Data Sheet
	a6850 Asynchronous Communications Interface Adapter Data Sheet
	a8237 Programmable DMA Controller Data Sheet
	a8251 Programmable Communications Interface Data Sheet
	a8255 Programmable Peripheral Interface Adapter Data Sheet
	a8259 Programmable Interrupt Controller Data Sheet
	BitBlaster Serial Download Cable Data Sheet
	ByteBlaster Parallel Port Download Cable Data Sheet
	fft Fast Fourier Transform Data Sheet
	FLEX 10K PCI Prototype Board Data Sheet
	PCI Master/Target MegaCore Function with DMA Data Sheet
	RGB2YCrCb & YCrCb2RGB Color Space Converters Data Sheet
	LPM Quick Reference Guide
	MAX+PLUS II Getting Started Manual
	EDA Software Support
	In-Circuit Test Vendor Support
	Introduction to Megafunctions
	Ordering Information
AN 84	Implementing fft with On-Chip RAM in FLEX 10K Devices
AN 86	Implementing the pci_a Master/Target in FLEX 10K Devices
SB 12	Fast Fourier Transform MegaCore Function
SB 20	PCI Bus Master/Target MegaCore Function
SB 21	a8259 Programmable Interrupt Controller MegaCore Function
SB 23	Microperipheral MegaCore Library

- SB 27 RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Functions
- SB 30 crc MegaCore Function Parameterized CRC Generator/Checker
- TB 25 Using the OpenCore Evaluation Feature
- TB 30 Authorization Codes Now Via the WWW
- TB 35 Download the PLS-WEB MAX+PLUS II Software for Free

FLEX DSP

AMPP Catalog

fft Fast Fourier Transform Data Sheet

RGB2YCrCb & YCrCb2RGB Color Space Converters Data Sheet

AN 73 Implementing FIR Filters in FLEX Devices

AN 75 High-Speed Board Designs

AN 82 Highly Optimized 2-D Convolvers in FLEX Devices

AN 83 Binary Numbering Systems

AN 84 Implementing fft with On-Chip RAM in FLEX 10K Devices

FS 1 FIR Filters

FS 2 fp_add_sub Floating-Point Adder/Subtractor

FS 3 Integer Dividers

FS 4 fp_mult Floating-Point Multiplier

FS 5 round Data Word Rounder

FS 6 saturate Data Word Saturator

FS 7 fft_on_chip Fast Fourier Transform

PIB 23 Digital Signal Processing in FLEX Devices

SB 1 Reed-Solomon CODEC Megafunction

SB 2 High-Speed Adaptive FIR Filter Megafunction

SB 4 Complex Multiplier/Mixer Megafunction

SB 5 Numerically Controlled Oscillator Megafunction

SB 8 ADPCM Megafunction

SB 9 Discrete Cosine Transform Megafunctions

SB 10 Digital Modulator Megafunction

SB 11 Linear Feedback Shift Register Megafunction

SB 12 Fast Fourier Transform MegaCore Function

SB 14 Decimating Filter Megafunctions

SB 15 Biorthogonal Wavelet Filter Megafunction

- SB 16 Convolutional Interleaver Megafunction
- SB 17 Early/Late Gate Synchronizer Megafunction
- SB 18 Binary Pattern Correlator Megafunction
- SB 27 RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Functions
- TB 3 FLEX Devices as Alternatives to ASSPs & ASICs
- TB 4 Using FLEX Devices as DSP Coprocessors
- TB 5 Implementing Multipliers in FLEX 10K EABs
- TB 8 Implementing Multirate Filters in FLEX Devices
- TB 12 FLEX 10K vs. FPGA Performance

Bus Interfaces

AMPP Catalog

PCI Master/Target MegaCore Function with DMA Data Sheet

- AB 140 PCI Compliance of Altera Devices
- AN 41 PCI Bus Applications for Altera Devices
- AN 86 Implementing the pci_a Master/Target in FLEX 10K Devices
- SB 6 PCI Bus Target
- SB 19 EC210 PCI Bus Master/Target Megafunction
- SB 20 PCI Bus Master/Target MegaCore Function
- SB 24 USB Function Controller Megafunction
- SB 25 PCI Bus Target Interface Megafunction
- SB 26 PCI Bus Master/Target Interface Megafunction
- SB 28 USB Host Controller Megafunction

Communications

AMPP Catalog

- a16450 Universal Asynchronous Receiver/Transmitter
- a6402 Universal Asynchronous Receiver/Transmitter
- a6850 Asynchronous Communications Interface Adapter
- AN 46 ATM Packet Scheduler in FLEX 8000 Devices
- AN 49 Implementing CRCs in Altera Devices
- SB 1 Reed-Solomon CODEC Megafunction
- SB 17 Early/Late Gate Synchronizer Megafunction
- SB 23 Microperipheral MegaCore Library

In-System Programmability

- MAX 9000 Programmable Logic Device Family Data Sheet
- MAX 7000 Programmable Logic Device Family Data Sheet
- MAX 7000A Programmable Logic Device Family Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- ByteBlasterMV Parallel Port Download Cable Advance Information Brief
- In-Circuit Test Vendor Support
- Introduction to ISP
- Third-Party Programmer Support for the Jam Programming & Test Language
- Jam Programming & Test Language Specification
- Saving Board Space with MAX 7000S & MAX 7000A TQFP Packages
- AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
- AN 77 Understanding MAX 9000 Timing
- AN 85 In-System Programming Times for MAX Devices
- AN 88 Using the Jam Language for ISP via an Embedded Processor
- AN 94 Understanding MAX 7000 Timing
- AN 95 In-System Programmability in MAX Devices
- PIB 24 Advantages of ISP-Based PLDs over Traditional PLDs
- PIB 26 Concurrent Programming through the JTAG Interface for MAX Devices
- PIB 27 Jam Programming & Test Language Overview
- TB 14 Altera ISP-Based CPLDs & Concurrent Programming
- TB 19 Advantages of MAX 9000 & MAX 7000S Architectures
- TB 20 Advantages of MAX 7000S Devices
- TB 21 Benefits of Using MAX 9000 & MAX 7000S Devices
- TB 28 Advantages of ISP-Based CPLDs
- TB 32 ISP Programming Methods & Ordering Codes
- TB 33 Evaluating MAX 7000S Device Utilization & Fitting
- TB 34 MAX 7000S Power Consumption

Contents by Document Type

Advance Information Briefs

- ByteBlasterMV Parallel Port Download Cable Advance Information Brief

Application Briefs

- AB 124 Prescaled Counters in FLEX 8000 Devices
- AB 130 Parity Generators in FLEX 8000 Devices
- AB 131 State Machine Encoding
- AB 135 Ripple-Carry Gray Code Counters in FLEX 8000 Devices
- AB 140 PCI Compliance of Altera Devices

Application Notes

- AN 33 Configuring FLEX 8000 Devices
- AN 36 Designing with FLEX 8000 Devices
- AN 38 Configuring Multiple FLEX 8000 Devices
- AN 39 IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices
- AN 41 PCI Bus Applications in Altera Devices
- AN 42 Metastability in Altera Devices
- AN 43 Designing with MAX 9000 Devices
- AN 46 ATM Packet Scheduler in FLEX 8000 Devices
- AN 49 Implementing CRCCs in Altera Devices
- AN 51 Using Programmable Logic for Gate Array Designs
- AN 52 Implementing RAM Functions in FLEX 10K Devices
- AN 59 Configuring FLEX 10K Devices
- AN 65 Implementing Dual-Port RAM in FLEX 10K Devices
- AN 66 Implementing FIFO Buffers in FLEX 10K Devices
- AN 71 Guidelines for Handling J-Lead & QFP Devices
- AN 73 Implementing FIR Filters in FLEX Devices
- AN 74 Evaluating Power for Altera Devices
- AN 75 High-Speed Board Designs
- AN 76 Understanding FLEX 8000 Timing
- AN 77 Understanding MAX 9000 Timing
- AN 78 Understanding MAX 5000 & Classic Timing
- AN 80 Selecting Sockets for Altera Devices
- AN 81 Reflow Soldering Guidelines for Surface-Mount Devices
- AN 82 Highly Optimized 2-D Convolvers in FLEX Devices
- AN 83 Binary Numbering Systems
- AN 84 Implementing fft with On-Chip RAM in FLEX 10K Devices

- AN 85 In-System Programming Times for MAX Devices
- AN 86 Implementing the pci_a Master/Target in FLEX 10K Devices
- AN 87 Configuring FLEX 6000 Devices
- AN 88 Using the Jam Language for ISP via an Embedded Processor
- AN 91 Understanding FLEX 10K Timing
- AN 92 Understanding FLEX 6000 Timing
- AN 94 Understanding MAX 7000 Timing
- AN 95 In-System Programmability in MAX Devices

Customer Applications

- Altera Delivers Speed for GigaNet ATM Protocol Engine Customer Application
- Bailey Controls Uses Megafunctions to Solve the PCI Challenge Customer Application
- FLEX 8000 Devices “Grab” Vitana’s Fancy Customer Application

Catalogs

- AMPP Catalog
- LPM Quick Reference Guide

Data Sheets

- a16450 Universal Asynchronous Receiver/Transmitter Data Sheet
- a6402 Universal Asynchronous Receiver/Transmitter Data Sheet
- a6850 Asynchronous Communications Interface Adapter Data Sheet
- a8237 Programmable DMA Controller Data Sheet
- a8251 Programmable Communications Interface Data Sheet
- a8255 Programmable Peripheral Interface Adapter Data Sheet
- a8259 Programmable Interrupt Controller Data Sheet
- Altera Device Package Information Data Sheet
- Altera Programming Hardware Data Sheet
- BitBlaster Serial Download Cable Data Sheet
- ByteBlaster Parallel Port Download Cable Data Sheet
- Classic EPLD Family Data Sheet
- Configuration Elements Data Sheet
- Configuration EPROMs for FLEX Devices Data Sheet
- crc MegaCore Function Parameterized CRC Generator/Checker Data Sheet

fft Fast Fourier Transform Data Sheet
FLEX 10K Embedded Programmable Logic Family Data Sheet
FLEX 8000 Programmable Logic Device Family Data Sheet
FLEX 6000 Programmable Logic Device Family Data Sheet
MAX 9000 Programmable Logic Device Family Data Sheet
MAX 7000 Programmable Logic Device Family Data Sheet
MAX 7000A Programmable Logic Device Family Data Sheet
MAX 5000 Programmable Logic Device Family Data Sheet
MAX+PLUS II Programmable Logic Development System & Software Data Sheet
Operating Requirements for Altera Devices Data Sheet
PCI Master/Target MegaCore Function with DMA Data Sheet
FLEX 10K PCI Prototype Board Data Sheet
QFP Carrier & Development Socket Data Sheet
RGB2YCrCb & YCrCb2RGB Color Space Converters Data Sheet

Functional Specifications

FS 1 FIR Filters
FS 2 fp_add_sub Floating-Point Adder/Subtractor
FS 3 Integer Dividers
FS 4 fp_mult Floating-Point Multiplier
FS 5 round Data Word Rounder
FS 6 saturate Data Word Saturator
FS 7 fft_on_chip Fast Fourier Transform Data Sheet

General Information

Abbreviations
About this CD-ROM
EDA Software Support
In-Circuit Test Vendor Support
Glossary
How to Contact Altera
Introduction (to the Altera *1998 Data Book*)
Introduction to ISP
Introduction to Megafunctions

Jam Programming & Test Language Specification

Legal Notice

Ordering Information

Programming Hardware Manufacturers

Sales Offices, Distributors & Representatives

Saving Board Space with MAX 7000S & MAX 7000A TQFP Packages

Technical Support from Altera Applications

Third-Party Programmer Support for the Jam Programming & Test Language

Manuals

MAX+PLUS II Getting Started Manual

Product Information Bulletins

PIB 18 CPLDs vs. FPGAs Comparing High-Capacity Programmable Logic

PIB 20 Benefits of Embedded RAM in FLEX 10K Devices

PIB 21 Implementing Logic with the Embedded Array in FLEX 10K Devices

PIB 22 Design Tools for 100,000 Gate Programmable Logic Devices

PIB 23 Digital Signal Processing in FLEX Devices

PIB 24 Advantages of ISP-Based PLDs over Traditional PLDs

PIB 26 Concurrent Programming through the JTAG Interface for MAX Devices

PIB 27 Jam Programming & Test Language Overview

Solution Briefs

SB 1 Reed-Solomon CODEC Megafunction

SB 2 High-Speed Adaptive FIR Filter Megafunction

SB 3 Biquad IIR Filter Megafunction

SB 4 Complex Multiplier/Mixer Megafunction

SB 5 Numerically Controlled Oscillator Megafunction

SB 6 PCI Bus Target Megafunction

SB 8 ADPCM Megafunction

SB 9 Discrete Cosine Transform Megafunctions

SB 10 Digital Modulator Megafunction

SB 11 Linear Feedback Shift Register Megafunction

SB 12 Fast Fourier Transform MegaCore Function

SB 13	Speedbridge Megafunction
SB 14	Decimating Filter Megafunctions
SB 15	Biorthogonal Wavelet Filter Megafunction
SB 16	Convolutional Interleaver Megafunction
SB 17	Early/Late Gate Synchronizer Megafunction
SB 18	Binary Pattern Correlator Megafunction
SB 19	EC210 PCI Bus Master/Target Megafunction
SB 20	PCI Bus Master/Target MegaCore Function
SB 21	a8259 Programmable Interrupt Controller MegaCore Function
SB 22	CAN Bus Megafunction
SB 23	Microperipheral MegaCore Library
SB 24	USB Function Controller Megafunction
SB 25	PCI Bus Target Interface Megafunction
SB 26	PCI Bus Master/Target Interface Megafunction
SB 27	RGB2YCrCb & YCrCb2RGB Color Space Converter MegaCore Functions
SB 28	USB Host Controller Megafunction
SB 30	crc MegaCore Function Parameterized CRC Generator/Checker
SB 31	I ² C Interface Megafunctions

Technical Briefs

TB 1	FLEX 10K On-Chip RAM Performance
TB 2	FLEX 10K On-Chip RAM Efficiency
TB 3	FLEX Devices as Alternatives to ASSPs & ASICs
TB 4	Using FLEX Devices as DSP Coprocessors
TB 5	Implementing Multipliers in FLEX 10K EABs
TB 6	Advantages of EABs in FLEX 10K Devices
TB 8	Implementing Multirate Filters in FLEX Devices
TB 9	Advantages of Hybrid I/O for Mixed-Voltage Systems
TB 10	Advantages of PLL Circuitry in Altera Devices
TB 11	Advantages of FLEX 8000 I/O Timing
TB 12	FLEX 10K vs. FPGA Performance
TB 13	Advantages of FLEX 8000 Fitting
TB 14	Altera ISP-Based CPLDs & Concurrent Programming
TB 15	Implementing a 100,000-Gate Gate Array Design in an EPF10K100 Device

Contents

- TB 19 Advantages of MAX 9000 & MAX 7000S Architectures
- TB 20 Advantages of MAX 7000S Devices
- TB 21 Benefits of Using MAX 9000 & MAX 7000S Devices
- TB 22 FLEX 10K Devices: The Density Leader
- TB 23 FLEX 10K Power Consumption
- TB 24 The Advantages of LPM
- TB 25 Using the OpenCore Evaluation Feature
- TB 26 FLEX 10K & pci_a: The Complete PCI Solution
- TB 27 Evaluating FLEX 6000 Performance
- TB 28 Advantages of ISP-Based CPLDs
- TB 29 Internal Tri-State Emulation
- TB 30 Authorization Codes Now Via the WWW
- TB 31 Advantages of FLEX 10K Devices vs. Lucent ORCA Devices
- TB 32 ISP Programming Methods & Ordering Codes
- TB 33 Evaluating MAX 7000S Device Utilization & Fitting
- TB 34 MAX 7000S Power Consumption
- TB 35 Download the PLS-WEB MAX+PLUS II Software for Free
- TB 36 Timing-Driven Compilation Improvements in MAX+PLUS II Version 8.2
- TB 38 FLEX 10KA-1 Devices: The Fastest High-Density Devices Available

Japanese Files Note (1)

Solution Briefs

- SB 6 PCI Bus Target Megafunction
- SB 17 Early/Late Gate Synchronizer Megafunction
- SB 19 EC210 PCI Bus Master/Target Megafunction
- SB 20 PCI Bus Master/Target MegaCore Function
- SB 24 USB Function Controller Megafunction
- SB 25 PCI Bus Target Interface Megafunction
- SB 26 PCI Bus Master/Target Interface Megafunction
- SB 28 USB Host Controller Megafunction

Technical Briefs

- TB 3 FLEX Devices as Alternatives to ASSPs & ASICs

TB 4	Using FLEX Devices as DSP Coprocessors
TB 6	Advantages of EABs in FLEX 10K Devices
TB 9	Advantages of Hybrid I/O for Mixed-Voltage Systems
TB 10	Advantages of PLL Circuitry in Altera Devices
TB 11	Advantages of FLEX 8000 I/O Timing
TB 14	Altera ISP-Based CPLDs & Concurrent Programming
TB 15	Implementing a 100,000-Gate Gate Array Design in an EPF10K100 Device
TB 20	Advantages of MAX 7000S Devices
TB 21	Benefits of Using MAX 9000 & MAX 7000S Devices
TB 22	FLEX 10K Devices: The Density Leader
TB 23	FLEX 10K Power Consumption
TB 24	The Advantages of LPM
TB 25	Using the OpenCore Evaluation Feature
TB 26	FLEX 10K & pci_a: The Complete PCI Solution
TB 27	Evaluating FLEX 6000 Performance
TB 28	Advantages of ISP-Based CPLDs

Note:

- (1) To view Japanese text, you must be running the Japanese version of Acrobat Reader 3.0 and either the Windows 95-J or Windows NT 4.0J operating system. You can download the Japanese version of Acrobat Reader 3.0 from the <CD-ROM Drive>:\acroread\japan\ directory. For installation instructions, see the accompanying **readme.txt** file.

Copyright © 1995, 1996, 1997, 1998 Altera Corporation, 101 Innovation Drive, San Jose, CA 95134, USA, all rights reserved.

By accessing this information, you agree to be bound by the terms of Altera's Legal Notice.